Using FPGA to model the design and test the functions 01' it in the rcel application systems is a key step in designing microprocessor. This paper presents a novel method nained "hardware breakpoint debug in system" to shorten the time spent in FPGA inodeling.
Introduction
During the cumcnt design cycle of Integrated Circuits, designers usually use hierarchical design inethudology. At e v e q stop. simulation must be done tn ensurc right filnctioii and pcrfonnancc of the design. There are t\vn \vays designers can use to siinulate their dcsigns. llie lirst and the niost one the designers use is using sonic EDA simulation tools such as Modelsini, VCS etc. to test thc fimctions and timing of the design.
When using this methodology, designers apply test patterns contained in testbench to the circuit and watch the response in the \\,;wefonii windows of the siniulatioii tools. l h c benefit is that it is easy to construct the simulation environment, support multi-function to dctcct fault. The main shortcoming is that the simulating en\:iromnent the tool creates is diifcrent ironi the real en\-iroiment and some functional nr timing faults are undetcctcd; especiallv in sonic complex microprocessor system designs which usiully contain soiiie periphcr;il equipment such as bus controller. bus whitrator. memory etc. It is diiticult to accurately model these systems in testbench. On the olber Ii;ind, tcstbencli usually five ideal signals which imPosed on the circuit u d c r test; uithout consideration o l some elcctric panmeter such as the time of rising edge or falling cdge. which \\,ill influence the circuits' pcrSoomiancc significantly. The other simulation mcthodolog!, is using FPGA In model the functions of the design and ID run in a real environinent is easy to find timing and Ixindshakipg problems behveen design and peripheral equipiuents.
The benefit of this iiiethodology is that the simulation speed is fast, the function of the design could be fully siniulated and the design that pass the test is functional right and reach the design requirenients. The main shortcoming is that it can only observe lhe response on the I/O pins of the circuit under test and it is difiicult to detect and diagnosis the faults. So it is the routine to use EDA simulation tools to dehug the internal functions and use FPGA modeling to test the coiiipatihility of the whole system. " N P U microprocessor is a 32-hit microprocessor with FPU and used in industry control syslein. During the design cycle, FPGA modcl is used to dehug the function ofthe processor on the real system hoard. Alter power on, the system will fetch instructions in the ROM which contains the BIOS program and execute the fetched instructions. In order lo accelerate the FPGA modeling process, ths paper proposes a novel mechanism to iiiiprove the observability of FPGA model and convenience of the debugging. This mechanism absorbs the ideas used by software breakpoint debug tools and is tit for the microprocessor design and debugging.
2. "NPU" micmpmcessor '"PU" microprocessor is a 32-hit microprocessor whose instiuction set is fully coinpatiblc with the Intel s86 microprocessor. From the point of architecture, it is liko Intel 486 DX2. It will be used in the embedded systems which is the central controller of the aircraft. 
Harde.are-breakpuint debugging mechanism
Thc main idea cnnies from software development. We can set a liard\\~;irc-breakpoiiit in the microprocessor hcfore testing. A hord\\ilre-hreakpoint is the address of the instruction we want to observe. Then before it encnunters thit instruction, iiiicmprocessor run as noniial way. Once it iiieets thc hrdq)oint; it will enter the debugging stiltc and shift the intemal states out from soiiie testing ports. After shirting all the intemal states, it will rctum to nonii;il state and continue to execute the program. 'This mcchanism lint only makes the internal states transparcnt, hut also don't interface with the normal csecution and rcalizes inorder to support thc hreak-paint dehugging tiiechanisni, the architecture of .'NPU iiiicroprocessor contains houndan scan. l' ull scan and BlST. It iinproves nhsenahility of the intcmd states on the cost of little hardware orerhcad. In order to reduce the cycle required hy shitting operation, w e group the intemal tlip-llops into eleven scan chains according to the structure of the intemal logics. They are BIU state scan chain "scan-iufsm", BIU prefetch queue "scan-queue", instruction decoder "scan-decode", general register "scan-reg", special register "scan-special", tloating point register "scan-ipu", tloating point control finite state machme "scan-fpufsm".
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ALU teniporal register "scan-alu", MMU scan chain "scan-niniu", system control finite state machine "scan-control" and registers among pipeline level scan chain "scan_pipeline". What should be mentioned is that FSM-contmller goes through many states when an instruction is executing, so we use LFSR to get the pattern of all the states and shift this pattern out.
Shifter-Controller gives s-en to control eleven scan chains' mode. To each scan chain, Shifter-Controller have a s-cnt to note the length of the chain. When microprocessor is in iioniial mode; s-cn=''W and each s-cnt is equal to the Icngth of the corresponding chain. When microprocessor' current physical address is equal to hp-reg and hp-reg is valid at the saiiie time,
iiiicroprocessor gives start-s to niake system enter debugging mode. In debugging mode s-en= "I" and each s-cnt decreases hy one evey cycle. When all the s-cnts are equil to zero, Shifter-Controller gives end-s to end debugging mode. Then microprocessor retums to the \ normal modc and execiilc the program as before. All the s-cnts resimic the original values.
Appliciitio~i of flie debugging riieclianiFiii
Wc can set thc break-point register in the test mode supported by the "hnrd\vare breakpoint debug in system" 'The content of the hreak-point register is the address of a instruction to be ohsened. After that, the designed microprocessor works in nonnal inode and coinpare the address of the current instruction with the break-point register. If they are equal, the microprocessor entas break-point debug iiiode and shift out thc internal &ita registers and statc register which to be obscrved through scan chains.
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Tcsl TRST periphery CPli circuit figure. :3 Test System Using the "hard\\,are-breakpoint debugging mechanism in system" requires a simple Test to set breakpoint through .TAG port. shown in tigure.3. Scan-o[0..101 as I/O ports for obselvation, is captured by logic analvzer. 'She ivholc urocess is as followine:
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FI'GA power up and do\\nload the configuration of the design: Test writes "ScanControl" into JTAG instruction register according IEEE 1 149.1 : Controlled by "ScanControf', Test writes the brciikpint address into hp-reg from TDI; System leaves JTAG tcsting modc and enter normal mode to cxecute program. When each instruction is finishing; intemal logics compare the physical address ol current instruction with bp-reg. It' a matching is found, system gos to step 5, otherwise repeat step 4: Intemal logic gives start-s, enters debugging mode and wait: Shiitcr-controller controls the shifting operations of scan chains and shifts internal states out; When all s-cnts are zero, shifter-controller gives end-s and internal logic is aroused to nonnal mode.
Further Discussion
The mechanism mentioned abo\ze is a simple structure and could dramatically improve the obsenobilitv of the microprocessor at the cost of a few resources. To further enhance the hardware debugging function, we can add a %cp" lield to bp-reg. When microprocessor meets a breakpoint and enter debugging mode; the breakpoint address in bp-reg adds to "step" to form the ne\\. breakpoint and this new breakpoint is written to hi)-reg again. After the dehugging mode, microprncessor retums to normal operation and executes until new breakpoint address is cncountered. Such lhe hard\\nre-breakpoiiit dehugging mechanism would support stcp-tracc and "A-hrcakpoints dcbug and enrich \vays to debug and observe the functions of the microprocessor.
Conclusions
"Hardware-breakpoinl debugging mechanism in system" borrows debugging ideas from software development and overcome the disadvantages hardware designs have in function simulation and debugging in real sytem. The hiplenientation adopts features of Design For Testability and use boundaryscan design (JTAG) and full-scan design techniques to improve the observability of the design. The main advantage is that ths mechanism supports debugging the internal states when system is running in normal mode and is tit for debugging hardware rdesign in the real application systems. Such mechanlsm is not only valuable in FPGA
